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ABSTRACT
Field-Programmable Gate Arrays (FPGAs) have become promising
mapping fabric for the implementation of System-on-Chip (SoC)
platforms, due to their large capacity and their enhanced support for
dynamic and partial reconfigurability. Design automation support
for partial reconfigurability includes several key challenges. In par-
ticular, reconfiguration algorithms need to be developed to effec-
tively exploit the available area and run-time reconfiguration sup-
port for instantiating at run-time the hardware components needed
to execute multiple applications concurrently. These new algo-
rithms must be able to achieve maximum application execution per-
formance at a minimum reconfiguration overhead.
In this work, we propose a novel design flow that minimizes the
amount of core reconfigurations needed to map multiple applica-
tions dynamically (i.e., using run-time reconfiguration) on FPGAs.
This new mapping flow features a multi-stage design optimization
algorithm that makes it possible to reduce the reconfiguration la-
tency up to 43%, by taking into account the reconfiguration costs
and SoC block reuse between the different applications that need to
be executed dynamically on the FPGA. Moreover, we show that the
proposed multi-stage optimization algorithm explores a large set of
mapping trade-offs, by taking into account the traffic flows for each
application, the run-time reconfiguration costs and the number of
reconfigurable regions available on the FPGA.
Categories and Subject Descriptors
C. Computer Systems Organization [C.3 SPECIAL-PURPOSE
AND APPLICATION-BASED SYSTEMS]: Real-time and em-
bedded systems
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1. INTRODUCTION
High-end embedded applications, like scalable video rendering
and baseband communication protocols, demand a large computa-
tion power, while they must meet typical embedded design con-
straints such as short time-to-market, low energy consumption or
reduced implementation size. Embedded execution platforms are
thus evolving to become complex Systems-on-Chip (SoCs) with
lots of post-fabrication flexibility. A common trend in advanced
platforms [1] is to couple traditional processing elements (CPUs,
DSPs, etc.) and memories with a massive amount of reconfigurable
devices, such as Field-Programmable Gate Arrays (FPGAs), to en-
hance the flexibility of the SoCs in different environments [2, 3, 4].
Nevertheless, the capacity of reconfigurable fabrics is always lim-
ited (by cost and yield considerations) and one of the most critical
areas in application mapping is the definition of efficient dynamic
re-configuration strategies for multiple application contexts on lim-
ited reconfigurable resources [5, 6].
Within this context we propose a mapping flow that provides
optimal dynamic mappings of multiple applications onto FPGAs
by exploiting their Partial Dynamic Reconfiguration (PDR) capa-
bilities. PDR fully exploits the reconfigurable nature of FPGAs
by enabling run-time changes within a portion of the hardware, in
order to support a new functionality while the rest of the system
keeps running. Thus, the reconfigurable architecture is composed
by a static part and by one or several Reconfigurable Regions (RR)
where the hardware functionalities can be switched in and out ac-
cording to the demands of the application. This structure helps de-
creasing the configuration time (i.e., bit-stream downloading) and
attempts to ensure continuous functionality of cores mapped to sta-
ble regions. Dynamic reconfiguration is a tough problem because
of its dual-sided constraints. On the one hand, intra-core communi-
cation requirements (bandwidth and latency) need to be accounted
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for when mapping applications [7, 8], and cores with critical com-
munication links should be assigned to regions of the configurable
fabric that are physically contiguous. On the other hand, the con-
figuration time and energy cost should be minimized to enable fast
switching of application contexts under tight timing constraints.
Hence, we capitalize on the PDR capabilities of the most advanced
FPGAs to address the two aforementioned issues. Given a set of
application contexts (groups of applications concurrently execut-
ing on a configurable fabrics), the key rationale of our approach
is to define mappings that optimally exploit PDR reconfigurability
to minimize application context switching cost, while at the same
time maximizing communication efficiency in application context
execution.
The main contribution of this work is the development of a novel
mapping flow that provides efficient dynamic mappings of multiple
applications onto FPGAs, by using a multi-stage design optimiza-
tion algorithm, which takes into account the reconfiguration costs
and SoC block reuse between the multiple applications that need to
be executed concurrently on the FPGA. Our results show that the
obtained designs attain reductions in reconfiguration latency up to
43% with respect to a mapping approach that does not consider the
SoC reconfiguration overhead. Moreover, we show in our experi-
mental results that the use of the proposed multi-stage optimization
algorithm provides a large set of core mapping trade-offs on the FP-
GAs (i.e., power, reconfiguration time, SoC performance and area),
taking into account the required traffic flows for each application,
the reconfiguration cost and the number of reconfigurable regions
available on each specific FPGA.
The rest of the paper is structured as follows. In Section 2 we
motivate the PDR problem, while in Section 3 we detail the PDR
features, key advantages and how it is implemented on Xilinx FPGA
devices. In Section 4 we overview previous work on FPGA recon-
figuration latency minimization. Then, in Section 5 we introduce
our proposed design flow for applications mapping using FPGAs
PDR. Next, in Section 6 we summarize the case studies and experi-
mental results obtained in commercial FPGAs. Finally, in Section 7
we draw the main conclusions of this work.
2. PROBLEM DESCRIPTION
Multiple applications can be executed on an FPGA and each ap-
plication can use several soft cores that need to be configured on
the device. When an application A terminates and a new applica-
tion B is loaded, the cores that only belong to B should be loaded in
to FPGA. This could be done by reconfiguring the FPGA, possibly
removing the cores that only belong to A. Aim of this work is to
minimize the time required by this reconfiguration process. This
goal can be achieved by reconfiguring the minimum number of re-
configurable regions, each one holding an island that consists of a
certain number of cores, which enables adapting the system to the
subsequent application. Let us consider, for instance, applications
A and B, which communication graphs are shown in Figure 1.
The total size of application A is 1953 slices, while total size of
application B is 1996 slices. In order to deploy on the target de-
vice both applications A and B, 2873 slices are needed. If we are
using, for instance, a device with 2800 slices, we would be able to
configure either application A or application B, but it would not be
possible to deploy both the applications A and B at the same time
on the device. This problem becomes even more relevant when
the number of applications increases. Notice that in Figure 1 a
few communication arcs (dashed bold lines) are marked as "criti-
cal": application performance is strongly impacted by the latency
on these channels. Hence, it is highly desirable to map the corre-
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Figure 1: Communication graphs of applications A and B
sponding cores in the same configuration region, in close physical
vicinity, which ultimately implies low-latency communication.
To switch from an application A to a B one, using a static and
complete reconfiguration of a device of 2800 slices, around 155ms
would be needed, since the reconfiguration latency strictly depends
on the number of slices that have to be reconfigured. To reduce
this latency, it is possible to apply partial dynamic reconfiguration
techniques, that would enable just configuring a small portion of
the device. By applying the proposed design flow to the previously
described applications A and B, utilizing a reconfigurable architec-
ture that consists of 4 reconfigurable regions, it is possible to obtain
the output shown in Figure 2. It consists of a set of islands of cores,
each one mapped on a single reconfigurable region. In particu-
lar, reconfigurable regions 0, 1 and 2 do not need to be configured
when passing from application A to application B, since only region
3 needs to be changed. Thus, the reconfiguration latency is reduced
of the 75%, passing from around 155 ms to 36 ms. Each one of
the two configurations is characterized by all the cores needed by
either application A or application B. Moreover, in this simple case
the mapping flow succeeded in maintaining all cores linked by crit-
ical communication edges within the same configuration region for
both applications.
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Figure 2: Output of the proposed design flow (for an architec-
ture that consists of 4 reconfigurable regions) for applications
A and B
It is important to note that it is also possible to deploy on the de-
vice more than one application (such as the three applications X, Y
and Z of Figure 3) at the same time (depending on the size of the re-
configurable device), by simply creating an unconnected communi-
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cation graph (e.g., using the communication graphs of applications
X,Y and Z in order to create an unconnected communication graph,
consisting of three distinct blocks, for a fictitious application V, as
shown in Figure 3) and using it every time all the applications have
to be deployed together on the target device.
a) b) c) d)
Figure 3: Communication graphs of applications X (a), Y (b),
Z (c) and of the fictitious application V that consists of the three
previous applications (d)
3. DYNAMIC RECONFIGURATION
3.1 Dynamic Reconfiguration Characteristics
Dynamic reconfiguration and even more, partial dynamic recon-
figuration, is one of the key features that make FPGAs unique de-
vices, offering degrees of freedom not available in other akin tech-
nologies and in some cases pushing FPGA-based solutions towards
the standard application platform e.g., network controller capable
of handling the TCP and UDP protocols by exploiting partial re-
configuration [9], cryptographic system [10]. In particular, two
important benefits can be achieved by exploiting partial dynamic
reconfiguration on reconfigurable hardware.
• The reconfigurable area can be exploited more efficiently
with respect to a static design. There are applications that
require a consistent area for the deployment of the system. In
this case more reconfigurable resources must be added to the
system, or partial dynamic reconfiguration of the available
ones can be implemented, in particular if the application can
be partitioned into different phases, each building on the pre-
vious results, over a certain data set. In this case, the different
modules of the application can be configured on the device
one after the other, to process data and obtain the final re-
sult, while keeping the area requirements lower than having
all the functionalities loaded at the same time.
• Some portion of the application must change over time
and react to changes in its environment. With partial dy-
namic reconfiguration a portion of the hardware can be adapted
over time to cope with new application requirements, giv-
ing way to a higher flexibility in system design. In this way
adaptive systems can be generated, overcoming the inher-
ently static nature of HW solutions.
The two main advantages given by a PDR solution thus address
the lack of resources needed to implement an application and its
adaptability needs; it must be pointed out that both of the advan-
tages could be replaced by having a larger resource array, where all
of the functionalities could be implemented. This solution is not
always viable for non-trivial designs and a PDR strategy must be
implemented. Reconfigurable hardware taking advantage of partial
dynamic reconfiguration can be thus seen as the middle point in the
trade-off between the speed of HW solutions and the flexibility of
SW.
3.2 Reconfiguration support
In order to configure an FPGA with the desired application, we
need to use one or more bitstreams. A bitstream is a binary file
in which configuration information for a particular Xilinx device
is stored, that is where all the data to be copied on to the config-
uration SRAM cells, the configuration memory, are stored, along
with the proper commands for controlling the chip functionalities.
Therefore Virtex devices, such as Virtex II Pro and Virtex 4, are
configured by loading application specific data into their configu-
ration memory, as shown in Figure 4.
Figure 4: Partial dynamic reconfiguration overview and con-
figuration memory setup
On the Virtex FPGAs the configuration memory is segmented
into frames. Virtex devices are partially reconfigurable and a frame
is the smallest unit of reconfiguration. According to the device,
this element can span the entire length of the FPGA, such as in the
Virtex II Pro context, or just part of it, as in Virtex 4 devices. The
number of frames and the bits per frame are specific for each device
family. The number of frames is proportional to CLB width. Bit-
streams can be either partial or full. A full bitstream configures the
whole configuration memory and is used for static design or at the
beginning of the execution of a dynamic reconfiguration system, to
define the initial state of SRAM cells. Partial bitstreams configure
only a portion of the device and are one of the end products of any
partial reconfiguration flow.
FPGAs provide different means for configuration, under the form
of different interfaces to the configuration logic on the chip. There
are several modes and interfaces to configure a specific FPGA fam-
ily, among them the JTAG download cable (which is the method
used in this work), the SelectMAP interface, for daisy-chaining
the configuration process of multiple FPGAs, configuration loading
from PROMs or compact flash cards, microcontroller-based con-
figuration, an internal configuration access port (ICAP) and so on,
depending on the specific family. The ICAP provides an interface
which can be used by internal logic to reconfigure and read back
the configuration memory. In every FPGA a configuration logic is
built on the chip, with the purpose of implementing the different
interfaces for exchanging configuration data and to interpret the
bitstream to configure the device. A set of configuration registers
defines the state of this configuration logic at a given moment in
time. Configuration registers are the memory where the bitstream
file has direct access. Actual configuration data is first written by
the bitstream into these registers and then copied by the configura-
tion logic on the configuration SRAMs.
327
4. RELATEDWORK
Reconfiguration time minimization can be performed in several
ways: the simplest one is the compression of bitstreams [11], while
more complex approaches deal with mapping and scheduling tech-
niques, taking into account core prefetching to minimize the num-
ber of slices that need to be reconfigured. Bitstream compression
can of course be applied on top of mapping and scheduling to fur-
ther reduce the cost of uploading the reduced-size bitstream.
An optimal algorithm for the minimization of run-time reconfig-
uration delay has been proposed in [12]. This algorithm is based
on the assumption that it is not possible to load at the same time
all the cores needed by a single complex application. Thus, the au-
thors try to schedule the tasks of the application in order to reduce
the number of partial reconfigurations needed to execute the appli-
cation itself. The main limits of this approach, in addition to the
fact that only a single application is considered, can be found in the
assumptions that each task is characterized by both a negligible ex-
ecution time (according to the reconfiguration time) and the same
area on the chip.
The authors of [13] present an approach to handle the dynamic
loading of coprocessors in order to decrease the execution time of
the applications that are currently running on the system. The main
limitation of this approach is that only a single coprocessor can be
used for each application. Thus, communication needs among the
cores loaded on the FPGA device are not taken into account at all.
The approach proposed in our work tries to overcome this limit by
defining a communication graph among the cores needed by each
application and trying to optimize the communication among them.
Mapping of cores onto Network-on-Chip (NoC) tiles has been
explored in many works [7, 14]. In [8], the authors present a
methodology for mapping multiple use-cases onto NoCs in order
to reduce both area usage and power consumption. However, these
works try to find an optimal mapping of the cores, without con-
sidering the possibility of dynamically reconfiguring some of the
cores.
The problem of packing cores on to the reconfigurable regions
is a general case of the bin-packing problem, which has been well
studied [15]. As we have a new objective of minimizing the recon-
figuration cost, we come up with efficient heuristics to solve the
bin-packing problem.
There have been several works on reconfiguration of modules on
FPGAs. In [16], the authors present methods to defragment space
on the FPGA. An adaptive software/hardware reconfigurable sys-
tem is presented in [5]. A hardware/software co-synthesis approach
for FPGAs is presented in [2]. Adapting the NoC at run-time to suit
the application requirements using FPGAs is presented in [3].
Several works have addressed the placement and floorplan issues
of reconfigurable FPGAs. In [4], a placement method to reduce re-
configuration data is presented and in [17], the authors present a
task placement algorithm. A multi-layer floorplanning of reconfig-
urable regions is presented in [6].
However, none of the earlier works addresses the important prob-
lem of minimizing the amount of reconfigurations when applica-
tions running on the FPGA are dynamically changed.
5. THE PROPOSED APPROACH
The approach proposed in this paper is based on the design flow
depicted in Figure 5, that can be applied on the target reconfigurable
architecture described in Section 5.1. It is a design-time approach
that consists of three different stages (Preprocessing, Partitioning
and Mapping) that are iterated until a feasible solution is found.
The basic idea is to first deploy on the FPGA target device a subset
of all the cores needed by all the applications. In order to select
(Selection phase) the cores of this subset, we use a linear combina-
tion (Ordering phase) of the size of the cores and their utilization
frequency. This set of cores is then partitioned (Partitioning phase)
into a number of clusters equal to the number of reconfigurable
regions. Subsequently, these clusters are mapped on the target ar-
chitecture (Primary mapping phase). Finally, for each application,
a subset of cores that are not useful for the selected application is
removed in order to free reconfigurable resources for the remaining
cores needed by the application itself (Secondary mapping phase).
The intuition of adopting a Preprocessing phase instead of di-
rectly performing the mapping of the cores on the device, as shown
in Section 6.6, makes it possible to exploit all the similarity that
can be found among the applications, that would have been lost
otherwise.
A) Preprocessing
B) Partitioning
A.1) Ordering
A.2) Selection
C) Mapping
C.1) Primary 
mapping
C.2) Secondary 
mapping
Feasible 
solution?
Final solution
Input data
Changing parameter
F T
Figure 5: Schema of the proposed design flow
In order to consider also the probability of transition between
two applications, it is possible to give a weight to each application
in the input set. For instance, if App0 and App1 are two applications
used very frequently, while App3 is used very rarely, it is possible
to execute the proposed design flow by assigning to App0 and App1
a weight of 10, and to App3 a weight of 1. In this case, the proposed
design flow behaves as if 10 applications with the same communi-
cation graph cg of App0, 10 applications with the same cg of App1
and only 1 application with the same communication graph of App3
have to be deployed on the device. In this way, the transition be-
tween App0 and App1, that is the most probable one, is optimized
with an higher priority in comparison the others (between App0 and
App3, and between App1 and App3).
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The proposed design flow is based on the following assumptions:
1. all the components of the applications that have to be exe-
cuted on the target system cannot be completely deployed at
the same time on the target device, otherwise no reconfigu-
ration processes are necessary;
2. all the components of each application can be completely de-
ployed on the target device (otherwise the application should
be partitioned in several subtasks, each one completely de-
ployable on the target device);
3. the size of each core can not exceed the size of a single re-
configurable region.
5.1 Target architecture
The target FPGA-based architecture consists of a set of static
regions and of a set of reconfigurable regions, as shown in Figure
6.
Reconfigurable regions
Busmacros
Static regions
Figure 6: Target architecture schema
The static regions of the architecture are filled with inter-region
communication infrastructure (e.g., the switches of a Network-on-
Chip optimized for FPGA implementation). The reconfigurable re-
gions are filled up with the cores (both masters and slaves, along
with their interfaces towards the communication infrastructure). By
following this approach it is possible to completely decouple the
inter-region communication layer from intra-region computational
layer. Note that the inter-region communication itself could be con-
sidered as reconfigurable. This is beyond the scope of this work,
since we are considering a scenario in which the communication
infrastructure is fully operational even during reconfiguration pro-
cesses. Furthermore, all the communication channels between the
static regions and the reconfigurable regions can be guaranteed to
be functional, even during reconfiguration processes, by means of
bus-macros, that are placed along each edge of each reconfigurable
region, as described in [18] and [19].
5.2 Input data
The proposed design flow takes as input:
• a set S of communication graphs, one for each application
that has to be deployed on the reconfigurable target architec-
ture,
• the size of the FPGA device (DeviceSize),
• the number of reconfigurable regions of the target architec-
ture (ReconfigurableRegions).
DEFINITION 1. A communication graph sz ∈ S is a directed
graph, G(V,E) with each vertex vi ∈ V representing a core and
the directed edge (vi, vj), denoted as ei,j ∈ E, representing the
communication between the cores vi and vj . The weight of the ver-
tex vi, denoted by sizei, represents the size of the core in terms
of number of slices necessary to configure it on the device. The
weight of the edge ei,j , denoted by commzi,j , represents the sus-
tained rate of traffic flow from vi to vj weighted by the criticality
of the communication.
5.3 Preprocessing
5.3.1 Ordering
The first step is the ordering of all the cores of the input applica-
tions accordingly to a cost metric that takes into account both the
size of the selected core and the number of times it appears in the
set of applications, as described in Algorithm 1. The size of the
core is useful in order to place on the device large cores that could
be difficult to place later, while the utilization frequency is needed
in order to exploit similarity among the given applications.
Algorithm 1: Ordering (Set of Applications, g)
repeat1
Select an application A;2
repeat3
Select a core C from application A;4
if (C /∈ Cores ) then5
add C to Cores;6
size of C in Cores← sizec;7
Instances of C in Cores← 1;8
else9
Instances of C in Cores← Instances of C in10
Cores + 1;
end11
until (no more cores in A);12
until (no more applications);13
repeat14
Select a core C from Cores;15
CostMetric of C in Cores← Linear combination of16
(Instances of C in Cores) and (size of C);
until (no more cores in Cores);17
Order (Cores);18
return Cores;19
5.3.2 Selection
The second step makes it possible to select a set γ of cores such
as:
X
c∈γ
sizec ≤ β
100
∗DeviceSize (1)
This means that the set γ of cores can be completely deployed at
the same time on the target device, occupying β% of the resources
available on the device. By using a high value for the β parame-
ter, it is possible to reach a situation where the available resources
needed to deploy a core are split over all the reconfigurable regions,
making it impossible to configure the core on the target device. For
this reason, if the solution generated by the flowwith a certain value
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of the β parameter is not a feasible one, the design flow is restarted
from the Selection stage by decreasing the value of the β parameter,
until a feasible solution is found, as shown in Figure 5.
Referring to the example presented in Section 2, the set γ con-
tains IP2, IP4, IP5, IP6 (since they are present in both the appli-
cations) and IP7, IP12, IP13 (since they are larger then the other
remaining cores), accordingly to the metric presented in Section
5.3.1.
5.4 Partitioning
The third step is the partitioning of γ into a number of parti-
tions that is equal to the number of reconfigurable regions (Re-
configurableRegions) of the target architecture. This partitioning
has been performed by providing the Chaco partitioner [20] with a
global graph.
DEFINITION 2. A global graph is a non directed graph,G(V,E)
with each vertex vi ∈ V representing a subset of γ and the edge
(vi, vj), denoted as ei,j ∈ E, representing a connection between
at least one core ck ∈ vi and a core cl ∈ vj . The weight of the edge
ei,j , denoted by edgei,j , can be evaluated by using the following
formula:
edgei,j = α ∗ t+ (1− α) ∗ u (2)
where u is the number of times a core ck ∈ vi appears in the
same communication graph of a core cl ∈ vj , while:
t =
X
sz∈S,ck∈vi,cl∈vj
commzk,l. (3)
and α is the parameter that can be used to reach the desired
trade-off between the two previously presented value (u and t).
The global graph is initialized by creating a vertex vi for each
core cj of the Cores array that has been created in the Ordering
stage. The Chaco partitioner is then used to perform a min-cut on
the global graph. In particular, a vertex vi ∈ global graph can be
collapsed with another vertex vj ∈ global graph only if:
X
ck∈vi
sizek +
X
cl∈vj
sizel ≤ DeviceSize
ReconfigurableRegions
. (4)
The Partitioning stage ends when a number of clusters equal to
the number of reconfigurable regions have been created.
Referring to the example presented in Section 2, 4 partitions are
created.
• Partition 1: IP6, IP2 (total size: 625 slices).
• Partition 2: IP4, IP7 (total size: 481 slices).
• Partition 3: IP13 (total size: 291 slices).
• Partition 4: IP12, IP5 (total size: 446 slices).
5.5 Mapping
5.5.1 Primary mapping
The fourth step of the algorithm is the mapping of the partitions
found in the previous step to the actual communication infrastruc-
ture architecture. This mapping has been performed with a genetic
algorithm developed for this specific problem. Each chromosome
has been coded as an array of locations (a single location for each
reconfigurable region) that can be filled up with the identifying
marks of the partitions, as shown in Figure 7 (A) and (B) where
a simple architecture that consists of 4 reconfigurable regions (0, 1,
2, 3) has been filled with 4 partitions (X, Y, Z, W).
X Y Z W
X Y
Z W
0 1 2 3
0 1 1 2
1 0 2 1
1 2 0 1
2 1 1 0
0
1
2
3
0 1 2 3
0 1
2 3
A) B) C)
Figure 7: A simple architecture that consists of a 2 × 2 matrix
of reconfigurable regions (A) and the corresponding locations
vector (B). An example of a distance matrix for a 2 × 2 mesh
NoC (C)
The main objective of the genetic algorithm is the minimization
of the distance (number of hops) among the partitions that com-
municate the most. Figure 7 (C) shows an example of the distance
matrix, showing the matrix of distances for a 2 × 2 mesh NoC,
that can be used to connect the reconfigurable regions presented in
Figure 7 (A).
The initial population is generated through several random per-
mutations of the reconfigurable regions on the locations array. The
crossover operation has been coded as an operation between two
chromosomes that is able to create a new chromosome in which the
position of the reconfigurable regions that are located in the same
place in both the parents is preserved, while a random permuta-
tion is performed on the positions of all the other reconfigurable
regions. The mutation operation has been coded as a random swap
between two reconfigurable region in a single chromosome. Both
the crossover and the mutation operations preserve the validity of
all the chromosomes of the population.
Referring to the example presented in Section 2, partition 1 has
been mapped onto reconfigurable region 0, partition 2 has been
mapped onto reconfigurable region 1, partition 3 has been mapped
onto reconfigurable region 3 and partition 4 has been mapped onto
reconfigurable region 2, as shown in Figure 8.
IP6 IP2 IP4 IP7
IP12 IP5
0 1
2 3
X
X
IP13
Figure 8: Result of the mapping of the γ set
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5.5.2 Secondary mapping
A second mapping phase is necessary in order to find a suitable
position even for all the cores that do not belong to γ. Considering
each partition that has been placed on the device as an island of
cores, it is possible to define the following set of metrics for each
island:
• Size (S): this value depends on the selected island and on the
current application and represents the percentage of area of
the island that can be set as available in the current appli-
cation; it can be evaluated by subtracting to the size of the
reconfigurable region the sum of the areas required by all the
cores of the island that belong to the current application;
• Reconfiguration (R): this value depends only on the selected
island and represents the percentage of times the island has
been selected to be reconfigured; this value ranges from 0%
(if all the applications do not need to reconfigure the island)
to 100% (if all the applications need to reconfigure the island,
since it can be selected to be reconfigured at maximum once
for each application). Furthermore, half of the average S
evaluated for the selected island across all the applications is
added to this value in order to consider also the probability
that the selected island is used as a reconfigurable island by
the other application;
• Communication (C): this value depends on the selected is-
land and on the core that has to be mapped and represents
the percentage of communication overhead that is generated
if the core is mapped on the selected island.
A linear combination of S, R and 1
C
is then used in order to se-
lect on which island each core not belonging to γ is mapped. The
parameter α can be used to tune the final solution, as described
in Section 6, to obtain the desired trade-off between a system in
which each application can be deployed after another one with a
minimum number of reconfigured regions and a system in which
the communication among the islands is minimal. In particular, the
average number of reconfigurable regions that have to be reconfig-
ured is evaluated as shown in Figure 9, where Application 0 needs
to configure 2 reconfigurable regions (F and G) of the basic map-
ping, Application 1 needs to configure 2 reconfigurable regions (C
and G) of the basic mapping and Application 2 needs to configure
3 reconfigurable regions (E, F and G) of the basic mapping. How-
ever, it is not necessary to pass through the basic mapping when
switching from one application to another one, as shown in Fig-
ure 9: in this case, the average number of regions that have to be
reconfigured is
3 + 3 + 4
3
= 3.33, (5)
which is 41.67% of the 8 reconfigurable regions.
Referring to the example presented in Section 2, for what con-
cerns application A, IP13 is removed from region 3, in order to
place the following cores: IP0, IP1, IP8, IP9 and IP10. On the
other hand, for what concerns application B, both IP3 and IP11 are
added to IP13 in region 3.
6. EXPERIMENTAL RESULTS
6.1 Experiments setup
All the experimental results presented in this section, unless dif-
ferently specified, refer to a target reconfigurable system charac-
terized by 16 reconfigurable regions, provided with a NoC-based
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Figure 9: Evaluation of the number of reconfigurable regions
that have to be reconfigured
inter-tile communication infrastructure [21, 22] and deployed on a
Xilinx XC4VLX40 device, that consists of 18432 slices. Since the
average execution time of the proposed mapping algorithm is in the
order of seconds or tens of seconds, it perfectly fits the timing re-
quirements for a tool used at design-time for the development of a
reconfigurable system.
6.2 Applications setup
Each experiment presented in this section has been performed,
unless differently specified, on a set of 8 different applications (bench-
marks of a generic multi-processor system with shared and local
memories) that consists of 32 cores. Furthermore, a pool of 64
shared cores has been created and the percentage of cores that re-
sides, for each application, in the pool of shared cores has been set
to 50% (even though also 0%, 30% and 70% have been considered
in the experiments).
6.3 Reconfiguration latency
The reconfiguration latency strictly depends on the number of re-
configurable regions that have to be configured. In particular, Table
1 presents the average reconfigurable latency for a single reconfig-
urable region on several different Xilinx Virtex 4 devices. The total
reconfiguration latency can be obtained by multiplying the latency
of the reconfiguration of a single region for the number of regions
that have to be configured. It is important to state that reducing the
number of reconfigurable regions that have to be reconfigured to
switch from an application to another one does not only reduce the
time required to switch application, but also makes it possible for
the islands that are not involved in the reconfiguration process to
continue working. In fact, all the cores belonging to these islands
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can go on with their elaboration without any interruption, until they
need to communicate with a core that is placed in an island that is
being configured on the device. This is another advantage of the
proposed approach with respect to a scenario in which a complete
reconfiguration is employed.
Table 1: Reconfiguration latency for a single reconfigurable re-
gion on several Xilinx Virtex 4 devices
Device Size Reconfigurable Reconfiguration
(slices) regions latency for a
single region (ms)
XC4VLX15 6144 16 21
XC4VLX15 6144 32 10
XC4VLX25 10752 16 38
XC4VLX25 10752 32 18
XC4VLX40 18432 16 64
XC4VLX40 18432 32 33
XC4VLX60 26624 16 93
XC4VLX60 26624 32 46
6.4 Assessment of reconfiguration latency
impact
The proposed approach is able to reduce the reconfiguration la-
tency from 15.9% to 43.2% (29.1% in the average) when com-
pared with an approach that does not consider the reconfiguration
costs in the mapping phase. This reduction is more pronounced
when the number of reconfigurable regions of the system is small or
medium (as in real-world scenarios), since the proposed approach
is able to take advantage from the packing of the cores shared by
more applications in the same reconfigurable region. For instance,
the proposed approach can reduce the reconfiguration latency from
482.2 ms to 302.2 ms (37.3% of reduction) in a system with 16
reconfigurable regions (it is important to note that a complete re-
configuration of the device would require more than 1s). This re-
duction directly impacts the timing performance of the whole sys-
tem and it is valuable for most of the systems that have to work
in real–time. The experimental results related to this comparison,
when the number of reconfigurable regions varies from 6 to 32, are
shown in Figure 10.
6.5 Exploration of average latency
minimization
As shown in Figure 11, the α parameter can be used to consid-
erably reduce the average number of hops of the final system, thus
reducing the average latency of each communication.
The main drawback of using a high value for the α parameter is
that the average number of reconfigurable regions that have to be
reconfigured would be increased, as shown in Figure 11. A value
around 70% is usually used in the proposed design flow in order to
obtain a good trade-off, even if the designer can manually tune this
parameter to achieve the desired solution.
6.6 Impact of the available FPGA
reconfigurable area
The β parameter represents the portion of the device that is filled
with the partitions generated by the Chaco partitioner. If the β pa-
rameter is set to 0, all the cores are placed by the SecondaryMap-
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Figure 10: The number of reconfigurable regions of the system
on the x-axis ranges from 6 to 32, while the y-axis represents
the average reconfiguration latency inms for the proposed ap-
proach (o) and for an approach that do not consider reconfigu-
ration costs (x)
0 10 20 30 40 50 60 70 80 90 100
101748
106494
111240
115987
120733
125479
130225
134971
139718
144464
149210
5.00
5.35
5.70
6.05
6.40
6.75
7.10
7.45
7.80
8.15
8.50
Figure 11: The α parameter on the x-axis ranges from 0 to 100,
while the y-axis on the left represents the sum of the number of
hops multiplied for the rate of the traffic flow on the connection
(x) and the y-axis on the right represents the average number
of reconfigurable regions that have to be reconfigured (o)
ping, making impossible to fully exploit all the similarity that can
be found among the applications in the partitioning phase. This
experiment has been performed by deploying two different appli-
cations on a Xilinx XC4VSX35 device.
As shown in Figure 12, using a high value (for instance, 80%)
for the β parameter does not substantially affect the global com-
munication metric C (setting β to 80% lead to increase C of less
than 7% with respect to a scenario in which β is set to 0%). On the
other hand, the average number of reconfigurable regions that have
to be reconfigured can be reduced from around 11.1 (with β set to
0%) to around 4 (with β set to 80%), with a reduction of around
64%.
Thus, the first iteration of the proposed design flow is performed
by setting the β parameter to 80%, while the following ones are
performed by assigning to the β parameter decreasing values, until
a feasible solution is found (even if the user can also manually tune
this parameter).
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6.7 Impact of the number of applications
As it is shown in Figure 13, the average number of reconfig-
urable regions that have to be reconfigured is almost constant with
respect to the number of applications that are deployed on the target
system, especially when the percentage of cores that have been se-
lected within the pool of shared cores is quite high (30% or more).
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Figure 13: The number of applications on the x-axis ranges
from 2 to 16, while the y-axis represents the average number
of reconfigurable regions that have to be reconfigured, if the
percentage of shared cores is set to 0%, 30%, 50% or 70%
Thus, the proposed approach scales very well when the number
of applications increases, if they are characterized by enough simi-
larities.
7. CONCLUSIONS
Field-Programmable Gate-Arrays (FPGAs) have become a very
promising technology in the design of flexible System-on-Chip (SoC)
platforms, due to their continuous area capacity increase and capa-
bility to dynamically upload new SoC designs and updates, con-
versely to classical ASIC designs. Furthermore, the exploitation of
FPGA dynamic reconfiguration requires the development of new
design flows and algorithms that can efficiently decide how to map
the different SoC blocks in the available slots of the underlying
communication infrastructure. In this work, we have proposed a
novel design flow that can minimize the amount of reconfigurations
when dynamic application capabilities are exploited on an FPGA
using NoC-based interconnects. This new mapping flow exploits
a multi-stage design optimization flow that can achieve reductions
in reconfiguration latency up to 43%. In addition to this, it is im-
portant to note that all the islands of cores that are not interested
in a reconfiguration process, when switching from an application
to the subsequent one, can continue working without any interrup-
tion. Moreover, we have shown in our experimental results that the
use of the proposed multi-stage optimization algorithm enables the
exploration of a large set of mapping trade-offs, taking into account
the required traffic flows for each application, the reconfiguration
cost and the number of reconfigurable regions available on a certain
FPGA.
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